

# LH5324500

CMOS 24M (3M × 8/1.5M × 16)  
Mask-Programmable ROM

## FEATURES

- 3,145,728 words × 8 bit organization  
(Byte mode)
- 1,572,864 words × 16 bit organization  
(Word mode)
- Access time: 150 ns (MAX.)
- Power consumption:  
Operating: 357.5 mW (MAX.)  
Standby: 550 µW (MAX.)
- Static operation
- TTL compatible I/O
- Three-state outputs
- Single +5 V power supply
- Package: 44-pin, 600-mil SOP

## DESCRIPTION

The LH5324500 is a 24M-bit mask-programmable ROM organized as  $3,145,728 \times 8$  bits (Byte mode) or  $1,572,864 \times 16$  bits (Word mode) that can be selected by a BYTE input pin. It is fabricated using silicon-gate CMOS process technology.

## PIN CONNECTIONS





Figure 1. Pin Connections for SOP Package



5324500-2

Figure 2. LH5324500 Block Diagram

## PIN DESCRIPTION

SIGNAL	PIN NAME	NOTE
A <sub>-1</sub> – A <sub>20</sub>	Address input	1
D <sub>0</sub> – D <sub>15</sub>	Data output	1
BYTE	Byte/word mode switch	1
CE	Chip Enable input	

SIGNAL	PIN NAME	NOTE
OE	Output Enable input	
V <sub>CC</sub>	Power supply (+5 V)	
GND	Ground	
NC	No connection	

### NOTE:

1. The D<sub>15</sub>/A<sub>-1</sub> pin becomes LSB address input (A<sub>-1</sub>) when the BYTE pin is set to be LOW in byte mode, and data output (D<sub>15</sub>) when set to be HIGH in word mode. When the address inputs become 'High' to both A<sub>19</sub> and A<sub>20</sub>, the data outputs become 'Unspecified' since the data does not exist in this address area.

**TRUTH TABLE**

<b><math>\overline{CE}</math></b>	<b><math>\overline{OE}</math></b>	<b>BYTE</b>	<b><math>A_{-1}</math> (D<sub>15</sub>)</b>	<b>DATA OUTPUT</b>		<b>ADDRESS INPUT</b>		<b>SUPPLY CURRENT</b>
				<b>D<sub>0</sub> – D<sub>7</sub></b>	<b>D<sub>8</sub> – D<sub>15</sub></b>	<b>LSB</b>	<b>MSB</b>	
H	X	X	X	High-Z	High-Z	–	–	Standby (I <sub>SB</sub> )
L	H	X	X	High-Z	High-Z	–	–	Operating (I <sub>CC</sub> )
L	L	H	–	D <sub>0</sub> – D <sub>7</sub>	D <sub>8</sub> – D <sub>15</sub>	A <sub>0</sub>	A <sub>20</sub>	Operating (I <sub>CC</sub> )
L	L	L	L	D <sub>0</sub> – D <sub>7</sub>	High-Z	A <sub>-1</sub>	A <sub>20</sub>	Operating (I <sub>CC</sub> )
L	L	L	H	D <sub>8</sub> – D <sub>15</sub>	High-Z	A <sub>-1</sub>	A <sub>20</sub>	Operating (I <sub>CC</sub> )

**NOTE:**

X = H or L; High-Z = High-impedance

The D<sub>15</sub>/A<sub>-1</sub> pin becomes LSB address input (A<sub>-1</sub>) when the **BYTE** pin is set to be LOW in byte mode, and data output (D<sub>15</sub>) when set to be HIGH in word mode. When the address input at both A<sub>19</sub> and A<sub>20</sub> is HIGH level, the data outputs become high-impedance because this data does not have data.

**TRUTH TABLE WHEN BOTH A<sub>20</sub> AND A<sub>19</sub> ARE HIGH**

<b><math>\overline{CE}</math></b>	<b><math>\overline{OE}</math></b>	<b>BYTE</b>	<b><math>A_{-1}</math> (D<sub>15</sub>)</b>	<b>A<sub>20</sub></b>	<b>A<sub>19</sub></b>	<b>DATA OUTPUT</b>		<b>ADDRESS INPUT</b>		<b>SUPPLY CURRENT</b>
						<b>D<sub>0</sub> – D<sub>7</sub></b>	<b>D<sub>8</sub> – D<sub>15</sub></b>	<b>LSB</b>	<b>MSB</b>	
H	X	X	X	X	X	High-Z	High-Z	–	–	Standby (I <sub>SB</sub> )
L	X	H	–	H	H	High-Z	High-Z	A <sub>0</sub>	A <sub>20</sub>	Operating (I <sub>CC</sub> )
L	X	H	–	H	H	High-Z	High-Z	A <sub>-1</sub>	A <sub>20</sub>	Operating (I <sub>CC</sub> )

**NOTE:**

X = H or L; High-Z = High-impedance

**ABSOLUTE MAXIMUM RATINGS**

<b>PARAMETER</b>	<b>SYMBOL</b>	<b>RATING</b>	<b>UNIT</b>
Supply voltage	V <sub>CC</sub>	–0.3 to +7.0	V
Input voltage	V <sub>IN</sub>	–0.3 to V <sub>CC</sub> + 0.3	V
Output voltage	V <sub>OUT</sub>	–0.3 to V <sub>CC</sub> + 0.3	V
Operating temperature	Topr	0 to +70	°C
Storage temperature	T <sub>STG</sub>	–65 to +150	°C

**RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> = 0°C to +70°C)**

<b>PARAMETER</b>	<b>SYMBOL</b>	<b>MIN.</b>	<b>TYP.</b>	<b>MAX.</b>	<b>UNIT</b>
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V

**DC CHARACTERISTICS (V<sub>CC</sub> = 5 V ±10%, T<sub>A</sub> = 0°C to +70°C)**

<b>PARAMETER</b>	<b>SYMBOL</b>	<b>CONDITIONS</b>	<b>MIN.</b>	<b>MAX.</b>	<b>UNIT</b>	<b>NOTE</b>
Input 'High' voltage	V <sub>IH</sub>		2.2	V <sub>CC</sub> + 0.3	V	
Input 'Low' voltage	V <sub>IL</sub>		–0.3	0.8	V	
Output 'High' voltage	V <sub>OH</sub>	I <sub>OH</sub> = –400 μA	2.4		V	
Output 'Low' voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.0 mA		0.4	V	
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> = 0 V to V <sub>CC</sub>		10	μA	
Output leakage current	I <sub>LO</sub>	V <sub>OUT</sub> = 0 V to V <sub>CC</sub>		10	μA	1
Operating current	I <sub>CC1</sub>	t <sub>RC</sub> = 150 ns	65		mA	2
	I <sub>CC2</sub>	t <sub>RC</sub> = 1 μs	55			
Standby current	I <sub>SB1</sub>	CE = V <sub>IH</sub>	2		mA	
	I <sub>SB2</sub>	CE = V <sub>CC</sub> – 0.2 V	100		μA	
Input capacitance	C <sub>IN</sub>	f = 1 MHz		10	pF	
Output capacitance	C <sub>OUT</sub>	T <sub>A</sub> = 25°C		10	pF	

**NOTES:**

1. CE/OE = V<sub>IH</sub>
2. V<sub>IN</sub> = V<sub>IH</sub> or V<sub>IL</sub>, CE = V<sub>IL</sub>, outputs open

**AC CHARACTERISTICS ( $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ )**

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	$t_{RC}$	150		ns	
Address access time	$t_{AA}$		150	ns	
Chip enable access time	$t_{ACE}$		150	ns	
Output enable delay time	$t_{OE}$		70	ns	
Output hold time	$t_{OH}$	5		ns	
Output floating time	$t_{CHZ}$		60	ns	1
	$t_{OHZ}$		60	ns	
	$t_{AHZ}$		70	ns	

**NOTE:**



1. This is the time required for the outputs to become high-impedance.


**AC TEST CONDITIONS**

PARAMETER	RATING
Input voltage amplitude	0.6 V to 2.4 V
Input signal rise/fall time	10 ns
Input reference level	1.5 V
Output reference level	0.8 V and 2.2 V
Output load condition	1TTL + 100 pF


**CAUTION**

To stabilize the power supply, it is recommended that a high-frequency bypass capacitor be connected between the  $V_{CC}$  pin and the GND pin.

**Figure 3. Byte Mode (BYTE = V<sub>IL</sub>)****Figure 4. Word Mode (BYTE = V<sub>IH</sub>)**




**Figure 5. Byte Mode (BYTE = V<sub>IL</sub>)**  
**When the address inputs become 'High' to both A<sub>19</sub> and A<sub>20</sub>**



**Figure 6. Word Mode (BYTE = V<sub>IH</sub>)**  
**When the address inputs become 'High' to both A<sub>19</sub> and A<sub>20</sub>**

## PACKAGE DIAGRAM



**44-pin, 600-mil SOP**

## **ORDERING INFORMATION**

LH5324500	N
Device Type	Package
	44-pin, 600-mil SOP (SOP044-P-0600)
	CMOS 24M (3M x 8 or 1.5M x 16) Mask-Programmable ROM